
PIC18FXX39
DS30485A-page 280
Preliminary
2002 Microchip Technology Inc.
FIGURE 23-16:
I2C BUS START/STOP BITS TIMING
TABLE 23-15: I2C BUS START/STOP BITS REQUIREMENTS (SLAVE MODE)
FIGURE 23-17:
I2C BUS DATA TIMING
Note:
91
92
93
SCL
SDA
START
Condition
STOP
Condition
90
Param.
No.
Symbol
Characteristic
Min
Max
Units
Conditions
90
TSU:STA
START condition
100 kHz mode
4700
—
ns
Only relevant for Repeated
START condition
Setup time
400 kHz mode
600
—
91
THD:STA START condition
100 kHz mode
4000
—
ns
After this period, the first
clock pulse is generated
Hold time
400 kHz mode
600
—
92
TSU:STO STOP condition
100 kHz mode
4700
—
ns
Setup time
400 kHz mode
600
—
93
THD:STO STOP condition
100 kHz mode
4000
—
ns
Hold time
400 kHz mode
600
—
Note:
90
91
92
100
101
103
106
107
109
110
102
SCL
SDA
In
SDA
Out